Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
tormeh
4 days ago
|
parent
|
context
|
favorite
| on:
Chips for the Rest of Us
All I remember from my experience with VHDL/Verilog is that they really truly suck.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
