This is quite close to how it would be done in hardware. I find that after writing Verilog/VHDL you tend to write code like this.