Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
sweden
on Aug 26, 2017
|
parent
|
context
|
favorite
| on:
Rules for new FPGA designers
I would say that not using asynchronous reset is very very advice. Sometimes the clock is not even available to the system in the beginning of execution.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: